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cost, largely by utilizing digital process-
ing in advanced field-programmable
gate arrays (FPGAs) to perform all of
the many functions (for example, color-
balance and contrast adjustments) of a
professional color video camera. The
processing is programmed in VHDL so
that application-specific integrated cir-
cuits (ASICs) can be fabricated directly
from the program. [“VHDL” signifies
VHSIC Hardware Description Language
C, a computing language used by the
United States Department of Defense
for describing, designing, and simulat-
ing very-high-speed integrated circuits
(VHSICs).]
The image-sensor and FPGA clock fre-
quencies in these cameras have generally
been much higher than those used in
video cameras designed and manufac-
tured elsewhere. Frequently, the outputs
of these cameras are converted to other
video-camera formats by use of pre- and
post-filters.
This work was done by William Glenn of
Florida Atlantic University for Marshall
Space Flight Center. For further information,
contact Jerry Engelbrecht at 561-297-2335.
MFS-32091-1
An advanced charger has been pro-
posed for a battery that comprises sev-
eral lithium-ion cells in series. The pro-
posal is directed toward charging the
cells in as nearly an optimum manner as
possible despite unit-to-unit differences
among the nominally identical cells.
The particular aspect of the charging
problem that motivated the proposal can
be summarized as follows: During bulk
charging (charging all the cells in series
at the same current), the voltages of indi-
vidual cells increase at different rates.
Once one of the cells reaches full charge,
bulk charging must be stopped, leaving
other cells less than fully charged.
To make it possible to bring all cells up
to full charge once bulk charging has
been completed, the proposed charger
would include a number of “top-off”
chargers — one for each cell. The top-off
chargers would all be powered from the
same DC source, but their outputs would
be DC-isolated from each other and AC-
coupled to their respective cells by means
of transformers, as described below.
Each top-off charger would include a
flyback transformer, an electronic
switch, and an output diode. For sup-
pression of undesired electromagnetic
emissions, each top-off charger would
also include (1) a resistor and capacitor
configured to act as a snubber and (2)
an inductor and capacitor configured as
a filter. The magnetic characteristics of
the flyback transformer and the dura-
tion of its output pulses determine the
energy delivered to the lithium-ion cell.
It would be necessary to equip the cell
with a precise voltage monitor to deter-
mine when the cell reaches full charge.
In response to a full-charge reading by
this voltage monitor, the electronic switch
would be held in the “off” state. Other
cells would continue to be charged simi-
larly by their top-off chargers until their
voltage monitors read full charge.
This work was done by William E. Ott and
David L. Saunders of Honeywell, Inc. for
Johnson Space Center.
Title to this invention has been waived
under the provisions of the National Aero-
nautics and Space Act {42 U.S.C. 2457(f)},
to Honeywell, Inc. Inquiries concerning li-
censes for its commercial development should
be addressed to:
Honeywell, Inc.
P.O. Box 52199
Phoenix, AZ 85072-2199
Refer to MSC-23503, volume and number
of this NASA Tech Briefs issue, and the
page number.
Circuit for Full Charging of Series Lithium-Ion Cells
Differences among cells would no longer prevent full charging.
Lyndon B. Johnson Space Center, Houston, Texas
Analog Nonvolatile Computer Memory Circuits
Digital data would be stored in analog form in FFETs.
Marshall Space Flight Center, Alabama
In nonvolatile random-access memory
(RAM) circuits of a proposed type, digi-
tal data would be stored in analog form
in ferroelectric field-effect transistors
(FFETs). This type of memory circuit
would offer advantages over prior
volatile and nonvolatile types:
• In a conventional complementary
metal oxide/semiconductor static
RAM, six transistors must be used to
store one bit, and storage is volatile in
that data are lost when power is turned
off. In a conventional dynamic RAM,
three transistors must be used to store
one bit, and the stored bit must be re-
freshed every few milliseconds. In con-
trast, in a RAM according to the pro-
posal, data would be retained when
power was turned off, each memory
cell would contain only two FFETs, and
the cell could store multiple bits (the
exact number of bits depending on
the specific design). 
• Conventional flash memory circuits af-
ford nonvolatile storage, but they oper-
ate at reading and writing times of the
order of thousands of conventional com-
puter memory reading and writing times
and, hence, are suitable for use only as
off-line storage devices. In addition, flash
memories cease to function after limited
numbers of writing cycles. The proposed
memory circuits would not be subject to
either of these limitations.
• Prior developmental nonvolatile fer-
roelectric memories are limited to one
bit per cell, whereas, as stated above,
the proposed memories would not be
so limited.
The design of a memory circuit accord-
ing to the proposal must reflect the fact
that FFET storage is only partly non-
volatile, in that the signal stored in an
FFET decays gradually over time. (Reten-
tion times of some advanced FFETs exceed
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ten years.) Instead of storing a single bit of
data as either a positively or negatively sat-
urated state in a ferroelectric device, each
memory cell according to the proposal
would store two values. The two FFETs in
each cell would be denoted the storage
FFET and the control FFET. The storage
FFET would store an analog signal value,
between the positive and negative FFET
saturation values. This signal value would
represent a numerical value of interest cor-
responding to multiple bits: for example, if
the memory circuit were designed to dis-
tinguish among 16 different analog values,
then each cell could store 4 bits. Simulta-
neously with writing the signal value in the
storage FFET, a negative saturation signal
value would be stored in the control FFET.
The decay of this control-FFET signal from
the saturation value would serve as a model
of the decay, for use in regenerating the
numerical value of interest from its decay-
ing analog signal value.
The memory circuit would include ad-
dressing, reading, and writing circuitry that
would have features in common with the
corresponding parts of other memory cir-
cuits, but would also have several distinctive
features. The writing circuitry would in-
clude a digital-to-analog converter (DAC);
the reading circuitry would include an ana-
log-to-digital converter (ADC). For writing
a numerical value of interest in a given cell,
that cell would be addressed, the saturation
value would be written in the control FFET
in that cell, and the non-saturation analog
value representing the numerical value of
interest would be generated by use of the
DAC and stored in the storage FFET in that
cell. For reading the numerical value of in-
terest stored in a given cell, the cell would
be addressed, the ADC would convert the
decaying control and storage analog signal
values to digital values, and an associated
fast digital processing circuit would regen-
erate the numerical value from digital val-
ues.
This work was done by Todd MacLeod of
Marshall Space Flight Center. Further informa-
tion is contained in a TSP (see page 1).
This invention is owned by NASA, and a
patent application has been filed. For fur-
ther information, contact Sammy Nabors,
MSFC Commercialization Assistance Lead,
at sammy.a.nabors@nasa.gov. Refer to
MFS-32208-1.
